

Serial No. 09/889,260

ABSTRACT

D' The subject invention comprises an electronic phase-locked loop of digital design, supplemented by an additional analog phase detector (APD), which enables the phase error ("jitter") to be attenuated. The phase-locked loop may be used as an integrated circuit in integrated services communications networks, data communication or networks.
